State Machine diagram

www.altova.com Print this Topic Previous Page Up One Level Next page

Home >  UML Diagrams > Additional Diagrams > SysML Diagrams > Behavior diagrams >

State Machine diagram

The SysML State Machine diagram follows the UML 2.0 specification; for information on how to create State Machine diagrams use the following links:

 

For a general introduction to State Machine diagrams, see State Machine Diagram
To insert the various Sequence diagram elements, see Creating states, activities and transitions
To create Composite States, see Composite states
To find an explanation with examples of State Machine diagram elements, see State Machine Diagram elements

sys-statemach1

SysML State Machine diagram


© 2019 Altova GmbH